Status update for AMD openSIL and Coreboot integration

Varshit Pandya Martin L Roth

Main Track,

This is a status update on current status of AMD openSIL project, openSIL code base has been upstream on public GitHub, coreboot port for 4th Generation AMD EPYC Processor should be open for review before end of July.